

Solving Session 5

EECE320

(1)

A	B	C	$3X+3$ in decimal	X_5	X_4	X_3	X_2	X_1
0	0	0	3	0	0	0	1	1
0	0	1	6	0	0	1	1	0
0	1	0	9	0	1	0	0	1
0	1	1	12	0	1	1	0	0
1	0	0	15	0	1	1	1	1
1	0	1	18	1	0	0	1	0
1	1	0	21	1	0	1	0	1
1	1	1	24	1	1	0	0	0

$$X_1 = C'$$

$$X_2 = B'$$

for X_3 :

	AB		
C	00	01	11
0			1
1	1	1	1

for X_4 :

	AB		
C	00	01	11
0		1	
1	1	1	1

for X_5 :

	AB		
C	00	01	11
0			1
1			1

$$X_3 = A'C + AC'$$

$$X_4 = A'B + BC + AB'C'$$

$$X_5 = AB + AC$$

return X;

end AA;

3

begin

X ← AA(A, B, C);

end fff;

architecture dataflow of circuit is



begin

X(0) ← Not C;

X(1) ← Not B;

X(2) ← ((Not A) and C) OR (A and (Not C));

X(3) ← ((Not A) and B) OR (B and C) OR (A and (Not B) and Not C);

X(4) ← (A and B) OR (A and C);

end dataflow;

architecture behavioral of circuit is



begin

process (A, B, C)

begin

- 1
- 2
- 3
- 4
- 5



from the function description

end process;

end behavioral;

test bench

(4)

entity test is
end test;

architecture test of test is

Component Circuit

port (A, B, C: in std_logic;

X: out std_logic_vector (4 downto 0);

end Component

signal A, B, C: std_logic

signal X: std_logic_vector (4 downto 0);

U1: Component port map (A, B, C, X);

process

begin

A <= 0; B <= 0; C <= 0 wait for 10 ns

⋮

wait;

end process;

end test.

